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  Abstract
Although model checking is an exhaustive formal veriﬁcation
method, a bug can still escape detection if the erroneous behavior
does not violate any veriﬁed property. We propose a coverage met-
ric to estimate the “completeness” of a set of properties veriﬁed by
model checking. A symbolic algorithm is presented to compute this
metric for a subset of the CTL property speciﬁcation language. It
has the same order of computational complexity as a model check-
ing algorithm. Our coverage estimator has been applied in the
course of some real-world model checking projects. We uncovered
several coverage holes including one that eventually led to the dis-
covery of a bug that escaped the initial model checking effort.
1  Introduction
Model checking is the most popular formal veriﬁcation (FV)
technology for property veriﬁcation today in an industrial setting.
Given a model of a design and some desired properties, a model
checker like SMV[1] exhaustively veriﬁes whether the model sat-
isﬁes all the desired properties under all possible input sequences.
The properties are speciﬁed in a property speciﬁcation language
such as Computation Tree Logic (CTL) [2]. Although model
checking is an exhaustive FV technique, a bug can escape the
model checking effort if the properties speciﬁed by the user do not
check for the erroneous behavior caused by the bug. Such errone-
ous behavior usually occurs in some obscure corner case that has
been missed by the user. This is quite common when the speciﬁca-
tion has to be manually decomposed into a set of smaller, more
tractable properties that are veriﬁable by the model checker. To
reduce bug escapes, the user needs to continuously strengthen
existing properties and specify new properties, without knowing if
the additional veriﬁcation is insufﬁcient or redundant.
In existing simulation-based veriﬁcation methodologies, cover-
age metrics are used to improve the quality of the test suite and
estimate the progress of the veriﬁcation task. For example, a com-
mon coverage metric for simulation is code coverage [3], which
measures the fraction of HDL statements exercised during simula-
tion. Transition coverage is another metric for control state
machines [4][5]. Such coverage metrics have been proven to be
effective in reducing bug escapes by pointing out coverage holes in
the test suite [6]. For the same purpose, a coverage metric that can
identify coverage holes in the formally veriﬁed properties can cer-
tainly facilitate the process of augmenting the properties.
To the best of our knowledge, such coverage metrics for model
checking do not exist. The need for a coverage metric may not be
apparent until now because model checking is still in its infancy in
industrial usage. The other reason is that existing coverage metrics
for simulation do not apply directly to model checking e.g., a naive
interpretation of the code coverage or transition coverage metric
on a model checking task gives a meaningless coverage of 100%
for every property. Logic simulation is dynamic and its coverage is
driven by input simulation vectors, whereas the model checking
engine is static without any notion of circuit execution. Unlike
logic simulation, the likelihood of having a bug escape detection in
a model checking effort depends solely on the quality of the prop-
erties veriﬁed. Therefore, we want a coverage metric that estimates
the “completeness” of a set of properties against which the design
has been veriﬁed.
Consider the CTL formula for count, a modulo-5 counter, with
stall and reset as external inputs:
This formula speciﬁes that if the stall and reset signals are deas-
serted and the counter value is less than 5, then the counter incre-
ments by 1 in the next step. The model checker explores the entire
reachable state space to verify the property. However, in reality, it
ascertains the correctness of the condition on count (that it incre-
ments correctly) only in those states that are immediate successors
of states satisfying the antecedent. The actual checking of the cor-
rectness condition on the model state space is thus constrained by
the CTL formula. Clearly, this property cannot be said to provide
100% coverage. This example illustrates that there is indeed value
to deﬁning a coverage measure for formally veriﬁed properties.
We deﬁne a coverage metric to identify that part of the state
space which is covered by the veriﬁed properties. In each property,
we identify one signal (or a proposition on several signals) as the
observed signal in that property. Our metric measures the coverage
of a set of properties with respect to this observed signal. For the
above example, we consider count to be the observed signal. Infor-
mally, the coverage metric identiﬁes the reachable states in which
the value of the observed signal determines the validity of the veri-
ﬁed properties. The model checking algorithm only checks the
correctness condition on the observed signal count in these “cov-
ered” states to prove or disprove the property.
We also present a coverage estimation algorithm for a subset of
CTL. It is of the same order of complexity as a model checking
algorithm. Thus the coverage can be computed if the property can
be veriﬁed. The coverage estimator has been implemented and
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We uncovered several coverage holes including one which eventu-
ally led to the discovery of a bug that once escaped the model
checking effort. These results support our belief that this coverage
metric should be useful in industrial model checking efforts.
This paper is organized as follows. Section 2 deﬁnes the cover-
age metric. The algorithm for computing the metric and its correct-
ness proof outline are presented in Section 3. Methodology for
usage is presented in Section 4 and experimental results are pre-
sented in Section 5. We discuss limitations of this metric in Sec-
tion 6 and then conclude the paper with some observations.
2  Coverage in Formal Veriﬁcation
A formula (or property) speciﬁes the desired values of particu-
lar circuit signals at various points in time in relation to other sig-
nals. In other words, each formula speciﬁes a correctness condition
on certain circuit signals and also speciﬁes where in the circuit
state space this condition should hold. One of the signals or propo-
sitions being checked in the correctness condition is identiﬁed as
the observed signal and coverage is deﬁned on this observed sig-
nal. In this paper, we view a sequential circuit as a Mealy machine.
Deﬁnition 1: A ﬁnite state machine (FSM) M is a 4-tuple < S,
TM,P ,S I>, where S is a ﬁnite set of states, is a transi-
tion relation of M between pairs of states in S, and P={ p 1 ,p 2 , ..,
pn,q }is a set of signals, where q is the observed signal. Each sig-
nal is a Boolean function representing a set of states,
or equivalently, each signal corresponds to an atomic proposition.
 is a set of initial states.
Given a property that has been veriﬁed to be true of the circuit,
we deﬁne coverage of that property for the speciﬁed observed sig-
nal in terms of a subset of circuit states reachable from the initial
states. A state is reachable from the initial states if there exists an
input sequence which takes the FSM from an initial state to that
state. A covered set of states for an observed signal is the set of
reachable states in which the values of the observed signal must be
checked to prove satisfaction of the property.
This leads to two desirable characteristics of the covered set.
First, if we change the value of the observed signal in any state of
the model outside the covered set, the property should still be satis-
ﬁed. Those states are not checked for the property. Second, if we
change the value of the observed signal in any covered state, the
property should fail. The set of covered states is a minimal set.
To determine whether a state belongs in the covered set, we
modify the value of the observed signal in that state and assess its
effect on the validity of the property. To facilitate this test, we ﬁrst
deﬁne a dual FSM for each state of the given FSM M.
Deﬁnition 2: Given an FSM M=<S ,T M ,P ,S I>, where P=
{ p 1 ,p 2 , .., pn,q } ,and any state , the dual FSM with
respect to state s is the 4-tuple < S, TM, {p1,p 2 , .., .pn, },S I>,
where
 for every state .
With this deﬁnition, we now deﬁne a covered set of states.
Deﬁnition 3: Given a property f and an FSM M such that M sat-
isﬁes f with respect to its initial state set SI, denoted by
, a set is a covered set of f on M for observed
signal q if and only if for any state , the dual FSM satisﬁes
the condition .
This deﬁnition is independent of the property speciﬁcation lan-
guage and guarantees that changing the value of the observed sig-
nal in an uncovered state will not cause the property to fail while
changing the value in a covered state will cause it to fail. This set
of covered states is unique. Consequently it constitutes a necessary
and sufﬁcient set to prove satisfaction of the property. Covered
states are deﬁned in this manner so that the value of the observed
signal on those states is guaranteed to satisfy the correctness con-
dition as speciﬁed by the property. Thus, coverage gives an intui-
tive measure of how much of the state space of the model has been
checked by the veriﬁed property for the observed signal. This deﬁ-
nition does not preclude multiple observable signals in the same
property. The covered states are then simply the union of the cov-
ered states for each individual signal.
To prove by contradiction that the set of covered states is
unique, assume that there are two distinct covered sets C1 and C2
for a property f and an observed signal q. As , there must
exist a state s which belongs to one but not the other, say
and without loss of generality. By the deﬁnition of covered
set C1, if we change the value of q in state s, the property f fails.
This implies that s should belong to all covered sets and therefore
, which is a contradiction. Therefore, and the set
of covered states is unique.
We show a simple example to illustrate the intuition behind the
deﬁnition of a covered state. Suppose that we wish to compute
coverage of the simple CTL formula
with q as the observed signal. The formula speciﬁes that whenever
p1 is asserted, q will be asserted two steps in the future. Figure 1
shows a fragment of the state transition graph of a circuit on which
we are computing coverage. Consequently, q must be asserted in
the marked state in Figure 1 for the formula to hold. This marked
state is a covered state. Inspection shows that the condition speci-
ﬁed in Deﬁnition 3 indeed holds for this state. Note that there are
other states with q asserted but are not marked as covered since
they are not critical to the validity of the given formula.
Deﬁnition 4: Coverage of a formula for an observed signal on a
given model with a given set of initial states is computed as the
fraction of reachable states of the model that are covered:
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Figure 1: Covered state for AG(p1 -> AX AX q)
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qCoverage for a set of properties is simply the coverage from the
union of the covered sets from each individual property.
Full or 100% coverage for a particular observed signal thus
means that the value of that signal has been checked by the veriﬁed
properties on all reachable states of the circuit. This serves as a
very useful indicator of the completeness of the properties and the
quality of the veriﬁcation. More importantly, the formulation of
the coverage metric allows the identiﬁcation of areas with low cov-
erage in terms of uncovered states so that the user can write addi-
tional properties to increase the coverage.
2.1 Coverage for ACTL formulas
The deﬁnition of coverage presented above is general enough to
be applicable to any property speciﬁcation language. However, the
covered set may not be easily computable for all languages. In this
paper, we consider a subset of ACTL [2], the universal subset of
CTL, and present an algorithm to compute the covered set for this
subset. In our experience, this subset is sufﬁciently expressive to
specify most desirable properties of sequential logic circuits in
practice.
The subset of ACTL acceptable to us is deﬁned as follows:
f ::=
where b is a propositional formula and f and g are temporal formu-
las within the subset. Note that AF f can be equivalently written as
A[T r u eUf ] and we do not need to treat it separately. The only
ACTL construct missing from this subset is disjunction of tempo-
ral formulas.
Applying Deﬁnition 3 to this subset of ACTL, we can compute
exactly the set of states where the value of the observed signal is
crucial to the validity of the formula. However, such a faithful
application results in some unexpected coverage. The coverage for
eventuality properties is extremely low. For instance, consider the
property A[p1 Uq ] and the state transition graph of a circuit as
shown in Figure 2. The property speciﬁes that p1 should be high on
any path from an initial state until observed signal q is asserted.
Intuitively, we would expect that the ﬁrst state encountered where
q is asserted should be covered (as marked in Figure 2). However,
changing the value of q in this state does not cause the property to
fail because p1 is high in that state. In fact, none of the states on
this path will be considered covered by the deﬁnition. Thus the
coverage for this property will be zero. This is contrary to our
expectation from such a property. To obtain a more intuitive meas-
ure of coverage, we need to isolate the coverage effects of the two
parts of the Until formula from each other and compute coverage
for each part separately. To achieve this, we deﬁne a transforma-
tion on ACTL formulas that changes the syntactic structure of the
formulas but maintains semantic equivalence.
Deﬁnition 5: For an FSM M, given a formula f in the accepta-
ble ACTL subset and an observed signal q within the formula, we
introduce a signal deﬁned by the same function as the observed
signal q. The observability transformation, , is deﬁned as fol-
lows: we substitute occurrences of q in f with (denoted by
)
In the sequel, we shall write and as the shorthand for
and respectively. The new signal is now the
observed signal for the transformed formula .
Note that the formulas after the observability transformation are
equivalent to the original formulas with respect to validity of the
veriﬁcation. The only two cases in which we change the syntactic
structure of the formula are the implication and Until formulas.
The motivation is to pinpoint the states which contribute coverage
from the consequent part of the implication as well as the states
which independently contribute coverage from each part of the
Until formula. As a result of the observability transformation, two
semantically equivalent formulas with different syntax can provide
different coverage. This is acceptable because we believe the syn-
tax of the formula better captures the veriﬁcation intent of the user.
The application of Deﬁnition 3 to the transformed formulas gives a
more intuitive and pragmatic determination of the covered set.
3  Coverage Computation
In this section, we present a recursive algorithm to compute the
set of covered states in the state space of an FSM for a given
ACTL formula and a given observed signal. The algorithm oper-
ates on the original formula but gives the computed set of covered
states with respect to the transformed formula. Thus, our computa-
tion of coverage does not require application of the observability
transformation. Later, we shall prove that the computed covered
set is the same set of states as would have been obtained by direct
application of Deﬁnition 3 to the transformed formula.
Problem Statement: Given an FSM M with a set of initial
states SI and an acceptable ACTL formula g such that ,
compute the set of covered states and the coverage for observed
signal q.
Coverage for a nested formula g is computed in a recursive
manner on the syntactic structure of g. This algorithm is summa-
rized byTable 1. Coverage for each sub-formula is computed with
respect to a set of start states. The covered state set for formula g
with respect to start state set S0 is denoted by C(S0, g). As we
traverse down the parse tree, the set of start states used to compute
coverage for a particular sub-formula changes, as shown in the
coverage number of covered states
number of reachable states
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Figure 2: Computing covered states for A[p1 U q]
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MS I , g =table. Coverage for the top-level formula g is computed with
respect to the set of initial states SI of M (substituting S0 = SI in
Table 1), i.e., C(SI, g).
The algorithm guarantees that the value of the observed signal
in any covered state satisﬁes the correctness condition speciﬁed by
the formula. If a sub-formula does not involve the observed signal,
its covered set will be empty. Deﬁnitions of the functions used in
the algorithm are given below.
Given a propositional formula b, let T(b) represent the set of
states which satisfy b. Note that the property is satisﬁed by the cir-
cuit if and only if b is true in all start states. The subset of these
start states which are covered is identiﬁed as those start states
where the satisfaction of predicate b actually depends on the value
of observed signal q (b may also specify conditions on other sig-
nals). In other words, changing the value of observed signal q on a
covered state must falsify the formula b on that state when other-
wise it would be true. In the above table, this set of states is given
by the function depend(b).
The computation for formulas of type , AX f, and AG f is
straightforward. The formula speciﬁes that the formula f
must be true on those start states in S0 which satisfy the predicate
b. The covered set C(S0,) of the sub-formula with
respect to the start states S0 is equivalent to, and computed as, cov-
ered set for f with respect to the new set of start
states .
The formula AX f speciﬁes that f holds in all successor states
from the start state set S0. The function forward(S0) gives states
reachable in exactly one step from the start states in S0. This set
becomes the new start states while computing coverage for f.
AG f speciﬁes that f holds on all states reachable from S0. The
function reachable(S0) gives states reachable from S0 in any
number of forward steps. This set becomes the new set of start
states for computing coverage of f.
The coverage estimation for the Until operator is a little more
complicated. The computation of covered states for is
explained with the help of the state transition graph in Figure 3.
Sub-formula f1 is veriﬁed to be true on states along paths from a
start state (unique in this example) in S0, such that f1 is true until f2
ﬁrst becomes true. The function traverse(S0,f 1 ,f 2 )identiﬁes states
along paths starting from states in S0 such that f1 is true and f2 is
not true until, but not including, states where f2 becomes true.
These states are marked and labelled by f1 in Figure 3 and become
the new set of start states while computing coverage for sub-for-
mula f1.
 where .
In addition, the states satisfying f2 ﬁrst encountered while tra-
versing forward from S0 are considered as start states for comput-
ing coverage for propositional sub-formula f2. These are marked
and labelled by f2 in Figure 3, and are computed by the function
ﬁrstreached(S0, f2).
The covered set of the Until formula is the union of the cover-
age from C(traverse(S0, f1, f2), f1) and C(ﬁrstreached(S0, f2), f2).
The covered set of a formula which is a conjunction of two sub-
formulas is simply the union of the covered sets of the sub-formu-
las, because both sub-formulas must be satisﬁed by the FSM for
the conjuncted formula to be satisﬁed.
Correctness Theorem: Given an FSM M with initial states SI
and an acceptable ACTL formula g with observed signal q, the
above algorithm computes correctly the set of covered states as
speciﬁed by Deﬁnition 3 for the transformed formula = (g)
and observed signal , where is the observability transforma-
tion.
Proof: Due to length limitation on the paper, we only present a
proof skeleton here. Interested readers are welcome to contact the
authors for a complete proof.
The proof is by induction on the structure of the formula.
Except for the three cases involving temporal operators, all other
cases can be easily obtained from the deﬁnitions of coverage, the
observability transformation and the algorithm. The cases of AX
and AG operators follow directly from the following equations:
TABLE 1. Recursive computation of covered set
 C(S0, g) Covered Set of States
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Figure 3: Computing covered states for A[f1 U f2]
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M ( reachable S0 () , f ) M ( S 0 , Û AGf () ) ==The most complex case is the Until operator. The two terms in
the deﬁnition of the observability transformation correspond to the
two sets in the coverage algorithm. Since traverse(S0,f 1 ,f 2 )repre-
sents the set of states on paths starting from S0 that satisfy f1 and
do not satisfy f2 until and not including states that satisfy f2, the
covered set computed by C(traverse(S0,f 1 ,f 2 ), f1) is the correct
covered set for . Likewise, the covered set computed
by C(ﬁrstreached(S0,f 2 ), f2) is the correct covered set for
.
This algorithm is of the same order of complexity as conven-
tional symbolic model checking algorithms. Both are based on ﬁx
point computation using Binary Decision Diagrams (BDDs) [7]
which are exponential in the worst case. Results for sub-formulas
computed during veriﬁcation can be memoized and used during
coverage estimation for a more efﬁcient implementation. In prac-
tice, coverage estimation can be slightly more expensive than the
veriﬁcation in some cases because it requires computing the cover-
age space as the set of reachable states. This involves ﬁx point
computation which may not have been necessary for the actual
veriﬁcation of the CTL formulas. Advanced techniques for reacha-
bility analysis can be of great help here.
After computing the set of reachable states and the set of cov-
ered states, the coverage estimator gives the coverage percentage
and prints out a list of uncovered states. This output can greatly aid
the user in writing additional properties to cover the holes. The
coverage estimator also prints out traces to uncovered states by
performing a breadth ﬁrst reachability analysis from the initial
states to an uncovered state via the shortest path and generating an
input sequence corresponding to this path [8].
4  Coverage in the Veriﬁcation Flow
4.1 Methodology
As motivated earlier, a coverage metric can be very useful in
achieving a high degree of conﬁdence in the completeness of the
veriﬁcation. Using the metric presented here, the veriﬁcation engi-
neer is able to identify behaviors exhibited by the circuit that have
not been checked by any property. The ﬁrst step in this process is
to inspect uncovered states provided by the coverage estimator. If
it is not immediately apparent from this inspection how to
strengthen the veriﬁcation to cover that hole, the second step is to
instruct the tool to generate traces to speciﬁc uncovered states.
These traces are evidence of circuit behavior leading to uncovered
states and provide strong hints as to the nature of additional prop-
erties required to achieve higher coverage. The user can then
strengthen the veriﬁcation either by writing additional properties
or improving existing ones by weakening the antecedent or
strengthening the consequent. The minimum coverage requirement
recommended by us is to ensure 100% coverage for each primary
output signal.
4.2 Don’t cares
A large fraction of the set of states not covered by the properties
could be states on which the value of the observed signal is irrele-
vant to the correctness of the circuit. These don’t care states are
supplied a priori by the user as a set of propositions on state varia-
bles and excluded from the coverage space so as to give a more
realistic coverage estimate.
4.3 Fairness conditions
Fairness conditions expressed in the model checking system
constrain the system to only look at fair paths during the veriﬁca-
tion of a property, i.e., paths where the fairness constraints are true
inﬁnitely often. The presence of fairness constraints therefore
requires the coverage estimation algorithm also to ignore states not
falling on fair paths. Coverage is computed as the fraction of states
reachable along fair paths.
5  Experimental Results
The coverage estimator has been implemented on top of
SMV[1] and applied to several circuits from a microprocessor
design. We selected a few signals from each circuit as the observed
signals and applied the estimator to determine the coverage of
properties which had been veriﬁed to check behavior of those sig-
nals. Table 2 gives the names of the observed signals for which
coverage was measured, the number of properties veriﬁed for that
signal, the coverage obtained for the given set of properties, the
performance of model checking measured in terms of the number
of BDD nodes and the run time in seconds on a HP9000 worksta-
tion, and the runtime performance of the coverage estimator.
Circuit 1 is a priority buffer which schedules and stores incom-
ing entries according to their priorities (high or low). The model
had 24 variables. Given the number of entries already in the buffer
and the number of incoming entries, the properties specify the cor-
rect number of entries in the buffer at the next clock. For example,
if the buffer currently has B entries and I incoming entries and I +
B is less than the size of buffer, then the buffer in the next clock
should haveI+Bentries. High and low priority entries are
checked by different properties, and their counts are considered as
the observed signals. The set of veriﬁed properties should provide
a complete analysis of all possible cases, but we uncovered a miss-
ing case when the buffer is empty and low priority entries are
incoming, the entries should be stored. A simple additional prop-
erty was written to cover this case. Veriﬁcation of this property
failed and actually revealed a bug in the design of the buffer!
Circuit 2 is a circular queue controlled by a read pointer, a write
pointer and a wrap bit that toggles whenever either pointer wraps
Af ' 1 U f 2 []
Af 1 f 2 Ø Ù () U f ' 2 []
TABLE 2. Coverage results
Signal
#
Prop %COV
Veriﬁcation
BDDs - time
 Coverage
BDD - time
Circuit 1 (priority buffer)
hi-pri  5 100.00 124k - 59.28s 150k - 60.41s
lo-pri  5  99.98 155k - 61.37s 178k - 71.26s
Circuit 2 (circular queue)
wrap  5    60.08  26k - 8.3s  26k - 7.46s
full  2  100.00  21k - 1.55s  21k - 1.52s
empty  2  100.00  13k - 1.51s  13k - 1.55s
Circuit 3 (pipeline)
output  8   74.36 10k - 3.58s 10k - 7.42saround the queue. It also has stall, clear and reset signals as inputs.
Properties were written to verify the correct operation of the wrap
bit, the full and empty signals. The model had 38 variables. The
coverage for the full and empty signals was 100%. But coverage
for the wrap bit was 60%. Inspecting the uncovered states, three
additional properties were written which still did not achieve
100% coverage. We traced the input/state sequences leading to
these uncovered states and found that the value of wrap bit was not
checked if the stall signal was asserted when the write pointer
wraps around. Such a subtle corner case can easily be missed dur-
ing property specification. A property was added to specify that
the wrap bit remains unchanged for this case and 100% coverage
was achieved.
Circuit 3 is a pipeline in the instruction decode stage of the
processor. The width of the pipeline datapath was abstracted to a
single bit. Properties were verified on this signal to check the cor-
rect staging of data through the pipeline [9], rather than the actual
data transformations. These properties generally took the form that
an input to the pipeline will eventually appear at the output given
certain fairness conditions on the stalls. The final model had 15
variables. Coverage was increased to 100% by identifying uncov-
ered states and enhancing the set of properties. The biggest hole in
our pipeline control verification was that we ignored the fact that
the pipeline output retains its value for 3 cycles while data is being
processed by a state machine connected to the end of the pipeline.
These examples demonstrate that coverage estimation can
improve the quality of FV. The runtimes and memory requirements
are similar to those required by the actual veriﬁcation. Further-
more, the examples are a good representation of common FV
properties: the buffers involved syntactically simple properties,
e.g., and the pipeline required eventuality
properties using the Until operator in a nested manner, e.g.,
.
6  Limitations
The coverage metric, though very effective in uncovering miss-
ing properties, has limitations. First, it is a metric based on the cir-
cuit model itself. It can uncover functionality in the model not
veriﬁed by any property, but it cannot point out functionality miss-
ing in the model (and the properties). Thus, an incomplete design
can have 100% coverage. In fact, all model based coverage metrics
share the same drawback. Second, the coverage metric is based on
states, not paths. Path coverage would be an ideal coverage metric
because it can provide coverage of actual executions of the circuit
over time. State coverage is static in the sense that a state may be
reached via several paths and property veriﬁcation over any one of
those paths will cover that state. Unfortunately, the behavior along
an unveriﬁed path may be incorrect. However, path coverage is a
much more intractable problem given the sheer number of execu-
tion paths that even a small design can exhibit. In our opinion,
state coverage is the best possible metric which trades off com-
pleteness with computation efﬁciency.
Given these limitations, it is clear that 100% coverage does not
guarantee completeness of the veriﬁcation nor correctness of the
circuit. However, coverage short of 100% deﬁnitely implies
incompleteness of properties. As such, the coverage estimator has
more value in helping the user uncover holes in the property suite
and improve FV quality rather than provide a guarantee of com-
pleteness. In this role, it is a highly effective tool.
7  Conclusions
We addressed the need and challenge of developing a coverage
metric within model checking based veriﬁcation methodologies.
Although model checking is exhaustive with respect to the veriﬁed
properties, it is very difﬁcult to determine whether sufﬁcient prop-
erties have been speciﬁed and whether all circuit behavior has been
veriﬁed. We have proposed a coverage metric for model checking
that is applicable to a signiﬁcant subset of CTL. An efﬁcient cover-
age estimation algorithm was implemented and tested in the course
of several real-world model checking efforts. The experiments
indicate that the coverage metric can identify meaningful coverage
holes that can lead to the discovery of bugs that escaped the model
checking effort. We believe this paper breaks new ground in the
area of formal veriﬁcation and addresses an important issue that is
one of the keys to making formal veriﬁcation a widely used tech-
nology.
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